SlideShare a Scribd company logo
1 of 8
Download to read offline
Logic gate                                                                                                                     1



    Logic gate
    A logic gate is an idealized or physical device implementing a Boolean function, that is, it performs a logical
    operation on one or more logic inputs and produces a single logic output. Depending on the context, the term may
    refer to an ideal logic gate, one that has for instance zero rise time and unlimited fan-out, or it may refer to a
    non-ideal physical device[1] (see Ideal and real op-amps for comparison).
    Logic gates are primarily implemented using diodes or transistors acting as electronic switches, but can also be
    constructed using electromagnetic relays (relay logic), fluidic logic, pneumatic logic, optics, molecules, or even
    mechanical elements. With amplification, logic gates can be cascaded in the same way that Boolean functions can be
    composed, allowing the construction of a physical model of all of Boolean logic, and therefore, all of the algorithms
    and mathematics that can be described with Boolean logic.


    Complex functions
    Logic circuits include such devices as multiplexers, registers, arithmetic logic units (ALUs), and computer memory,
    all the way up through complete microprocessors, which may contain more than 100 million gates. In practice, the
    gates are made from field-effect transistors (FETs), particularly MOSFETs (metal–oxide–semiconductor field-effect
    transistors).
    Compound logic gates AND-OR-Invert (AOI) and OR-AND-Invert (OAI) are often employed in circuit design
    because their construction using MOSFET's is simpler and more efficient than the sum of the individual gates.[2]
    In reversible logic, Toffoli gates are used.


    Electronic gates
    To build a functionally complete logic system, relays, valves (vacuum tubes), or transistors can be used. The
    simplest family of logic gates using bipolar transistors is called resistor-transistor logic (RTL). Unlike diode logic
    gates, RTL gates can be cascaded indefinitely to produce more complex logic functions. These gates were used in
    early integrated circuits. For higher speed, the resistors used in RTL were replaced by diodes, leading to
    diode-transistor logic (DTL). Transistor-transistor logic (TTL) then supplanted DTL with the observation that one
    transistor could do the job of two diodes even more quickly, using only half the space. In virtually every type of
    contemporary chip implementation of digital systems, the bipolar transistors have been replaced by complementary
    field-effect transistors (MOSFETs) to reduce size and power consumption still further, thereby resulting in
    complementary metal–oxide–semiconductor (CMOS) logic.
    For small-scale logic, designers now use prefabricated logic gates from families of devices such as the TTL 7400
    series by Texas Instruments and the CMOS 4000 series by RCA, and their more recent descendants. Increasingly,
    these fixed-function logic gates are being replaced by programmable logic devices, which allow designers to pack a
    large number of mixed logic gates into a single integrated circuit. The field-programmable nature of programmable
    logic devices such as FPGAs has removed the 'hard' property of hardware; it is now possible to change the logic
    design of a hardware system by reprogramming some of its components, thus allowing the features or function of a
    hardware implementation of a logic system to be changed.
    Electronic logic gates differ significantly from their relay-and-switch equivalents. They are much faster, consume
    much less power, and are much smaller (all by a factor of a million or more in most cases). Also, there is a
    fundamental structural difference. The switch circuit creates a continuous metallic path for current to flow (in either
    direction) between its input and its output. The semiconductor logic gate, on the other hand, acts as a high-gain
    voltage amplifier, which sinks a tiny current at its input and produces a low-impedance voltage at its output. It is not
    possible for current to flow between the output and the input of a semiconductor logic gate.
Logic gate                                                                                                                    2


    Another important advantage of standardized integrated circuit logic families, such as the 7400 and 4000 families, is
    that they can be cascaded. This means that the output of one gate can be wired to the inputs of one or several other
    gates, and so on. Systems with varying degrees of complexity can be built without great concern of the designer for
    the internal workings of the gates, provided the limitations of each integrated circuit are considered.
    The output of one gate can only drive a finite number of inputs to other gates, a number called the 'fanout limit'.
    Also, there is always a delay, called the 'propagation delay', from a change in input of a gate to the corresponding
    change in its output. When gates are cascaded, the total propagation delay is approximately the sum of the individual
    delays, an effect which can become a problem in high-speed circuits. Additional delay can be caused when a large
    number of inputs are connected to an output, due to the distributed capacitance of all the inputs and wiring and the
    finite amount of current that each output can provide.


    Symbols
    There are two sets of symbols for elementary logic gates in common
    use, both defined in ANSI/IEEE Std 91-1984 and its supplement
    ANSI/IEEE Std 91a-1991. The "distinctive shape" set, based on
    traditional schematics, is used for simple drawings, and derives from
    MIL-STD-806 of the 1950s and 1960s. It is sometimes unofficially
    described as "military", reflecting its origin. The "rectangular shape"
    set, based on IEC 60617-12 and other early industry standards, has
    rectangular outlines for all types of gate and allows representation of a
    much wider range of devices than is possible with the traditional
    symbols.[3] The IEC's system has been adopted by other standards,
                                                                                 A synchronous 4-bit up/down decade counter
    such as EN 60617-12:1999 in Europe and BS EN 60617-12:1999 in the               symbol (74LS192) in accordance with
    United Kingdom.                                                              ANSI/IEEE Std. 91-1984 and IEC Publication
                                                                                                 60617-12.
    The goal of IEEE Std 91-1984 was to provide a uniform method of
    describing the complex logic functions of digital circuits with
    schematic symbols. These functions were more complex than simple AND and OR gates. They could be medium
    scale circuits such as a 4-bit counter to a large scale circuit such as a microprocessor. IEC 617-12 and its successor
    IEC 60617-12 do not explicitly show the "distinctive shape" symbols, but do not prohibit them.[3] These are,
    however, shown in ANSI/IEEE 91 (and 91a) with this note: "The distinctive-shape symbol is, according to IEC
    Publication 617, Part 12, not preferred, but is not considered to be in contradiction to that standard." This
    compromise was reached between the respective IEEE and IEC working groups to permit the IEEE and IEC
    standards to be in mutual compliance with one another.

    A third style of symbols was in use in Europe and is still preferred by some, see the table de:Logikgatter#Typen von
    Logikgattern und Symbolik in the German wiki.
    In the 1980s, schematics were the predominant method to design both circuit boards and custom ICs known as gate
    arrays. Today custom ICs and the field-programmable gate array are typically designed with Hardware Description
    Languages (HDL) such as Verilog or VHDL.
Logic gate                                                                                                                                                3


           Type                  Distinctive shape               Rectangular shape               Boolean algebra                     Truth table
                                                                                                 between A & B

    AND
                                                                                                                         INPUT OUTPUT

                                                                                                                         A       B   A AND B

                                                                                                                         0       0      0

                                                                                                                         0       1      0

                                                                                                                         1       0      0

                                                                                                                         1       1      1


    OR
                                                                                                                         INPUT OUTPUT

                                                                                                                         A       B   A OR B

                                                                                                                         0       0      0

                                                                                                                         0       1      1

                                                                                                                         1       0      1

                                                                                                                         1       1      1


    NOT
                                                                                                                         INPUT OUTPUT

                                                                                                                             A        NOT A

                                                                                                                             0          1

                                                                                                                             1          0


    In electronics a NOT gate is more commonly called an inverter. The circle on the symbol is called a bubble, and is used in logic diagrams to
    indicate a logic negation between the external logic state and the internal logic state (1 to 0 or vice versa). On a circuit diagram it must be
    accompanied by a statement asserting that the positive logic convention or negative logic convention is being used (high voltage level = 1 or high
    voltage level = 0, respectively). The wedge is used in circuit diagrams to directly indicate an active-low (high voltage level = 0) input or output
    without requiring a uniform convention throughout the circuit diagram. This is called Direct Polarity Indication. See IEEE Std 91/91A and IEC
    60617-12. Both the bubble and the wedge can be used on distinctive-shape and rectangular-shape symbols on circuit diagrams, depending on the
    logic convention used. On pure logic diagrams, only the bubble is meaningful.

    NAND
                                                                                                                         INPUT       OUTPUT

                                                                                                                         A       B   A NAND B

                                                                                                                         0       0       1

                                                                                                                         0       1       1

                                                                                                                         1       0       1

                                                                                                                         1       1       0
Logic gate                                                                                                                         4


    NOR
                                                                                                    INPUT OUTPUT

                                                                                                     A   B   A NOR B

                                                                                                     0   0      1

                                                                                                     0   1      0

                                                                                                     1   0      0

                                                                                                     1   1      0



    XOR
                                                                                                    INPUT OUTPUT

                                                                                                     A   B   A XOR B

                                                                                                     0   0      0

                                                                                                     0   1      1

                                                                                                     1   0      1

                                                                                                     1   1      0


    XNOR                                                                             or
                                                                                                    INPUT    OUTPUT

                                                                                                     A   B   A XNOR B

                                                                                                     0   0       1

                                                                                                     0   1       0

                                                                                                     1   0       0

                                                                                                     1   1       1



    Two more gates are the exclusive-OR or XOR function and its inverse, exclusive-NOR or XNOR. The two input
    Exclusive-OR is true only when the two input values are different, false if they are equal, regardless of the value. If
    there are more than two inputs, the gate generates a true at its output if the number of trues at its input is odd ([4]). In
    practice, these gates are built from combinations of simpler logic gates.
Logic gate                                                                                                                        5


    Universal logic gates
    Charles Sanders Peirce (winter of 1880–81) showed that NOR gates
    alone (or alternatively NAND gates alone) can be used to reproduce
    the functions of all the other logic gates, but his work on it was
    unpublished until 1933.[5] The first published proof was by Henry M.
    Sheffer in 1913, so the NAND logical operation is sometimes called
    Sheffer stroke; the logical NOR is sometimes called Peirce's arrow.[6]
    Consequently, these gates are sometimes called universal logic
    gates.[7]


    De Morgan equivalent symbols
    By use of De Morgan's theorem, an AND function is identical to an OR
    function with negated inputs and outputs. Likewise, an OR function is
    identical to an AND function with negated inputs and outputs.
    Similarly, a NAND gate is equivalent to a NOR gate with negated             The 7400 chip, containing four NANDs. The two
                                                                                additional pins supply power (+5 V) and connect
    inputs, and a NOR gate is equivalent to a NAND gate with negated
                                                                                                   the ground.
    inputs.

    The leads to an alternative set of symbols for basic gates that use the opposite core symbol (AND or OR) but with the
    inputs and outputs negated . Use of these alternative symbols can make logic circuit diagrams much clearer and help
    to show accidental connection of an active high output to an active low input or vice-versa. Any connection that has
    logic negations at both ends can be replaced by a negationless connection and a suitable change of gate or vice-versa.
    Any connection that has a negation at one end and no negation at the other can be made easier to interpret by instead
    using the De Morgan equivalent symbol at either of the two ends. When negation or polarity indicators on both ends
    of a connection match, there is no logic negation in that path (effectively, bubbles "cancel"), making it easier to
    follow logic states from one symbol to the next. This is commonly seen in real logic diagrams - thus the reader must
    not get into the habit of associating the shapes exclusively as OR or AND shapes, but also take into account the
    bubbles at both inputs and outputs in order to determine the "true" logic function indicated.

    All logic relations can be realized by using NAND gates (this can also be done using NOR gates). De Morgan's
    theorem is most commonly used to transform all logic gates to NAND gates or NOR gates. This is done mainly since
    it is easy to buy logic gates in bulk and because many electronics labs stock only NAND and NOR gates.


    Data storage
    Logic gates can also be used to store data. A storage element can be constructed by connecting several gates in a
    "latch" circuit. More complicated designs that use clock signals and that change only on a rising or falling edge of
    the clock are called edge-triggered "flip-flops". The combination of multiple flip-flops in parallel, to store a
    multiple-bit value, is known as a register. When using any of these gate setups the overall system has memory; it is
    then called a sequential logic system since its output can be influenced by its previous state(s).
    These logic circuits are known as computer memory. They vary in performance, based on factors of speed,
    complexity, and reliability of storage, and many different types of designs are used based on the application.
Logic gate                                                                                                                                        6


    Three-state logic gates
    Three-state, or 3-state, logic gates are a
    type of logic gates that have three states
    of the output: high (H), low (L) and
    high-impedance            (Z).        The
    high-impedance state plays no role in
                                                A tristate buffer can be thought of as a switch. If B is on, the switch is closed. If B is off,
    the logic, which remains strictly binary.
                                                                                    the switch is open.
    These devices are used on buses also
    known as the Data Buses of the CPU to
    allow multiple chips to send data. A group of three-states driving a line with a suitable control circuit is basically
    equivalent to a multiplexer, which may be physically distributed over separate devices or plug-in cards.

    In electronics, a high output would mean the output is sourcing current from the positive power terminal (positive
    voltage). A low output would mean the output is sinking current to the negative power terminal (zero voltage). High
    impedance would mean that the output is effectively disconnected from the circuit.


    History and development
    In a 1886 letter, Charles Sanders Peirce described how logical operations could be carried out by electrical switching
    circuits.[8] Starting in 1898, Nikola Tesla filed for patents of devices containing electro-mechanical logic gate
    circuits (see List of Tesla patents). Eventually, vacuum tubes replaced relays for logic operations. Lee De Forest's
    modification, in 1907, of the Fleming valve can be used as AND logic gate. Ludwig Wittgenstein introduced a
    version of the 16-row truth table as proposition 5.101 of Tractatus Logico-Philosophicus (1921). Claude E. Shannon
    introduced the use of Boolean algebra in the analysis and design of switching circuits in 1937. Walther Bothe,
    inventor of the coincidence circuit, got part of the 1954 Nobel Prize in physics, for the first modern electronic AND
    gate in 1924. Active research is taking place in molecular logic gates.


    Implementations
    Since the 1990s, most logic gates are made of CMOS transistors (i.e. NMOS and PMOS transistors are used). Often
    millions of logic gates are packaged in a single integrated circuit.
    There are several logic families with different characteristics (power consumption, speed, cost, size) such as: RDL
    (resistor-diode logic), RTL (resistor-transistor logic), DTL (diode-transistor logic), TTL (transistor-transistor logic)
    and CMOS (complementary metal oxide semiconductor). There are also sub-variants, e.g. standard CMOS logic vs.
    advanced types using still CMOS technology, but with some optimizations for avoiding loss of speed due to slower
    PMOS transistors.
    Non-electronic implementations are varied, though few of them are used in practical applications. Many early
    electromechanical digital computers, such as the Harvard Mark I, were built from relay logic gates, using
    electro-mechanical relays. Logic gates can be made using pneumatic devices, such as the Sorteberg relay or
    mechanical logic gates, including on a molecular scale.[9] Logic gates have been made out of DNA (see DNA
    nanotechnology)[10] and used to create a computer called MAYA (see MAYA II). Logic gates can be made from
    quantum mechanical effects (though quantum computing usually diverges from boolean design). Photonic logic
    gates use non-linear optical effects
Logic gate                                                                                                                                              7


    References
    [1] Jaeger, Microelectronic Circuit Design, McGraw-Hill 1997, ISBN 0-07-032482-4, pp. 226-233
    [2] Tinder, Richard F. (2000). Engineering digital design: Revised Second Edition (http:/ / books. google. com/ books?id=6x0pjjMKRh0C&
        pg=PT347& lpg=PT347& dq=AOI+ gate& ct=result#PPT346,M1). pp. 317–319. ISBN 0-12-691295-5. . Retrieved 2008-07-04.
    [3] Overview of IEEE Standard 91-1984 Explanation of Logic Symbols (http:/ / www. ti. com/ lit/ ml/ sdyz001a/ sdyz001a. pdf), Doc. No.
        SDYZ001A, Texas Instruments Semiconductor Group, 1996
    [4] http:/ / www-inst. eecs. berkeley. edu/ ~cs61c/ resources/ dg-BOOL-handout. pdf
    [5] Peirce, C. S. (manuscript winter of 1880–81), "A Boolean Algebra with One Constant", published 1933 in Collected Papers v. 4, paragraphs
        12–20. Reprinted 1989 in Writings of Charles S. Peirce v. 4, pp. 218-21, Google Preview (http:/ / books. google. com/
        books?id=E7ZUnx3FqrcC& q=378+ Winter). See Roberts, Don D. (2009), The Existential Graphs of Charles S. Peirce, p. 131.
    [6] Hans Kleine Büning; Theodor Lettmann (1999). Propositional logic: deduction and algorithms (http:/ / books. google. com/
        books?id=3oJE9yczr3EC& pg=PA2). Cambridge University Press. p. 2. ISBN 978-0-521-63017-7. .
    [7] John Bird (2007). Engineering mathematics (http:/ / books. google. com/ books?id=1-fBmsEBNUoC& pg=PA532). Newnes. p. 532.
        ISBN 978-0-7506-8555-9. .
    [8] Peirce, C. S., "Letter, Peirce to A. Marquand", dated 1886, Writings of Charles S. Peirce, v. 5, 1993, pp. 541–3. Google Preview (http:/ /
        books. google. com/ books?id=DnvLHp919_wC& q=Marquand). See Burks, Arthur W., "Review: Charles S. Peirce, The new elements of
        mathematics", Bulletin of the American Mathematical Society v. 84, n. 5 (1978), pp. 913–18, see 917. PDF Eprint (http:/ / projecteuclid. org/
        DPubS/ Repository/ 1. 0/ Disseminate?view=body& id=pdf_1& handle=euclid. bams/ 1183541145).
    [9] Mechanical Logic gates (focused on molecular scale) (http:/ / www. zyvex. com/ nanotech/ mechano. html)
    [10] DNA Logic gates (https:/ / digamma. cs. unm. edu/ wiki/ bin/ view/ McogPublicWeb/ MolecularLogicGates)



    Further reading
    • Awschalom, D., D. Loss, and N. Samarth, Semiconductor Spintronics and Quantum Computation (2002),
      Springer-Verlag, Berlin, Germany.
    • Bostock, Geoff, Programmable Logic Devices. Technology and Applications (1988), McGraw-Hill, New York,
      NY.
    • Brown, Stephen D. et al., Field-Programmable Gate Arrays (1992), Kluwer Academic Publishers, Boston, MA.
Article Sources and Contributors                                                                                                                                                               8



    Article Sources and Contributors
    Logic gate  Source: http://en.wikipedia.org/w/index.php?oldid=518685196  Contributors: 0x38I9J*, 129.26.12.xxx, A0602336, AJim, AMbroodEY, Abhignarigala, Abhishek Jacob, Adam
    outler, Adam1213, Ademkader, Aecis, Aeons, Akamad, Al Lemos, Alai, Alex:D, Alienskull, Ancheta Wis, Anclation, Andris, Andy, Andy M. Wang, Arnavion, Arteitle, Arthena, Ashton1983,
    Athernar, Atilme, Audriusa, AxelBoldt, Bantman, Barber32, Bean49, BenBaker, Berserkerus, Big angry doggy, Bigdumbdinosaur, Bkell, Bkkbrad, Blackenblue, Blues-harp, Boing! said Zebedee,
    Bongwarrior, Bonzo, Bookandcoffee, Boothy443, Booyabazooka, CSTAR, Can't sleep, clown will eat me, CanisRufus, Capricorn42, Carmichael, Cburnett, Centrx, Chef Super-Hot, Cikicdragan,
    Cipherswarm, Circuit dreamer, Clarkcj12, Colin Marquardt, Cometstyles, Conversion script, Creidieki, Crystallina, DVdm, Dacium, Dan100, Dancter, DavidCary, Deadworm222, Derek Ross,
    Dicklyon, Diomidis Spinellis, Discospinster, Djkrajnik, DmitTrix, Dmitry123456, Dominus, DonkeyKong64, DoubleBlue, Draconicfire, Dspark76, Dysprosia, ESkog, Eassin, Easter Monkey,
    EddyJ07, Egmontaz, Eibx, Elep2009, Epachamo, Epbr123, Espetkov, Evaluist, Eveningmist, Everyking, Ewlyahoocom, Feis-Kontrol, Firebug, Folajimi, Frecklefoot, FreddieRic,
    FreelanceWizard, Fresheneesz, Frymaster, Ftbhrygvn, GLPeterson, GOD, GOVIND SANGLI, GRAHAMUK, Galloping Moses, Giftlite, Glenn, Glrx, GrayFullbuster, Gregbard, Hanacy, Hans
    Adler, HereToHelp, Heron, Hersfold, Hooperbloob, Horselover Frost, Husigeza, I Like Cheeseburgers, Ian Burnet, Igor Markov, Inductiveload, Iranway, Ixfd64, J Di, J.delanoy, JDspeeder1,
    JHunterJ, JNW, JYi, James086, Jcbarr, Jeepday, Jim1138, Jjbeard, Jk2q3jrklse, Jkominek, Jlang, Jni, JoeKearney, Jon Awbrey, Jonathan de Boyne Pollard, Jonpro, Jschnur, Kaldari, Karada,
    Karmosin, Kglavin, Kieff, Kineox, Knownot, Kuru, La goutte de pluie, Lambiam, Latka, Lear's Fool, Lectonar, Lightspeedchick, Lindosland, Logan, Lord Kelvin, Lordhatrus, LunaticFringe,
    Luzian, M 3bdelqader, MER-C, Mac, Machine Elf 1735, MagnaMopus, Magnus Manske, Mahjongg, Mamidanna, MarXidad, Marechal Ney, Marylee23, Marysunshine, Massimiliano Lincetto,
    Materialscientist, Maximus Rex, Meistro god, Melab-1, Mello newf, Mets501, Mgiganteus1, Michael Hardy, Mindmatrix, Mirror Vax, Mormegil, MrX, Mrand, Mrt3366, Mudlock, Murugango,
    Mushroom, N313t3, N5iln, Nabla, Namazu-tron, Neparis, Netsnipe, Niv.sarig, OlEnglish, Oli Filth, Omegatron, Omicronpersei8, Ontyx, Oxymoron83, Paul Murray, Peruvianllama, Peter
    Winnberg, Philip Trueman, Piano non troppo, Pinethicket, Pingveno, Pion, Plugwash, RMSfromFtC, RTC, Rajiv Beharie, Rangi42, Reddi, Rettetast, Rhdv, Rich Farmbrough, Rick Sidwell,
    Rickterp, Rilak, Robchurch, Robert Bond, Rohanmittal, Roman12345, Roo72, SGBailey, STEDMUNDS07, Safeskiboydunknoe, Salvar, Shadow148, Sjorford, Sketchmoose, Skoch3,
    Smark33021, SocratesJedi, SorryGuy, SpaceFlight89, Stannered, Stephenb, Stevenglowa, Stevertigo, StuRat, Sunderland06, Swtpc6800, Syndicate, SynergyBlades, THEN WHO WAS PHONE?,
    Teh Naab, The Anome, The Nameless, The Rambling Man, The Red, The Tetrast, The Thing That Should Not Be, Tide rolls, Tijfo098, Towopedia, Trinibones, Tygrrr, Tyw7, USPatent,
    Updatebjarni, Urocyon, V8rik, Vadmium, VanFowler, Vdsharma12, Versus22, Vibhijain, Vishnava, Vonkje, Vrenator, Wasell, Wbm1058, Whitepaw, Wikitikitaka, Willking1979, WimdeValk,
    Wtshymanski, XPEHOPE3, Yyy, ZanderSchubert, Zen-in, ZeroOne, Zvn, 791 anonymous edits




    Image Sources, Licenses and Contributors
    Image:74LS192 Symbol.png  Source: http://en.wikipedia.org/w/index.php?title=File:74LS192_Symbol.png  License: Public Domain  Contributors: Original uploader was Swtpc6800 at
    en.wikipedia
    Image:AND ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:AND_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:AND IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:AND_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:OR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:OR_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:OR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:OR_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:NOT ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOT_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:NOT IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOT_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:NAND ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NAND_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:NAND IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NAND_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:NOR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOR_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:NOR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOR_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:XOR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XOR_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:XOR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XOR_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:XNOR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XNOR_ANSI.svg  License: Public Domain  Contributors: jjbeard
    Image:XNOR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XNOR_IEC.svg  License: Public Domain  Contributors: jjbeard
    Image:7400.jpg  Source: http://en.wikipedia.org/w/index.php?title=File:7400.jpg  License: GNU Free Documentation License  Contributors: 1-1111, Audriusa, Dl2000, Foroa, Inductiveload,
    Pengo
    Image:Tristate buffer.svg  Source: http://en.wikipedia.org/w/index.php?title=File:Tristate_buffer.svg  License: Public Domain  Contributors: Traced by User:Stannered




    License
    Creative Commons Attribution-Share Alike 3.0 Unported
    //creativecommons.org/licenses/by-sa/3.0/

More Related Content

What's hot

Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functionspong_sk1
 
Logic Gates
Logic GatesLogic Gates
Logic Gatesstudent
 
slide_logic_family_pune_SE_comp
slide_logic_family_pune_SE_compslide_logic_family_pune_SE_comp
slide_logic_family_pune_SE_comphello_priti
 
CSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic GatesCSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic GatesKevin Small
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12Nipun Shah
 
Logic families
Logic familiesLogic families
Logic familiesPatel Jay
 
Presentation On Logic Gate
Presentation On Logic Gate Presentation On Logic Gate
Presentation On Logic Gate Nazrul Islam
 
Basic Control System unit4
Basic Control System unit4Basic Control System unit4
Basic Control System unit4Asraf Malik
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Satya P. Joshi
 

What's hot (20)

24.logic gates
24.logic gates 24.logic gates
24.logic gates
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Edc
EdcEdc
Edc
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
 
slide_logic_family_pune_SE_comp
slide_logic_family_pune_SE_compslide_logic_family_pune_SE_comp
slide_logic_family_pune_SE_comp
 
74 hc hct14_cnv_2
74 hc hct14_cnv_274 hc hct14_cnv_2
74 hc hct14_cnv_2
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
CSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic GatesCSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic Gates
 
LOGIC GATES
LOGIC GATESLOGIC GATES
LOGIC GATES
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic gates (1)
Logic gates (1)Logic gates (1)
Logic gates (1)
 
Logic families
Logic familiesLogic families
Logic families
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Presentation On Logic Gate
Presentation On Logic Gate Presentation On Logic Gate
Presentation On Logic Gate
 
Digital logic, an inverter or NOT gate
Digital logic, an inverter or NOT gateDigital logic, an inverter or NOT gate
Digital logic, an inverter or NOT gate
 
Basic Control System unit4
Basic Control System unit4Basic Control System unit4
Basic Control System unit4
 
Chap 3
Chap 3Chap 3
Chap 3
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 

Viewers also liked

Perpetual energy generatori
Perpetual energy generatoriPerpetual energy generatori
Perpetual energy generatoriEdmund Merren
 
Basic logic gates and buffers
Basic logic gates and buffersBasic logic gates and buffers
Basic logic gates and buffersEdmund Merren
 
Mosfet must-read-2-slup169
Mosfet must-read-2-slup169Mosfet must-read-2-slup169
Mosfet must-read-2-slup169Edmund Merren
 
555 and 556 timer circuits
555 and 556 timer circuits555 and 556 timer circuits
555 and 556 timer circuitsEdmund Merren
 
Electric current flow
Electric current flowElectric current flow
Electric current flowEdmund Merren
 
The art of observation coffee shops
The art of observation   coffee shopsThe art of observation   coffee shops
The art of observation coffee shopsfish40
 
Ari 550 590
Ari 550 590Ari 550 590
Ari 550 590dhvll
 
Apresentação 1 t08
Apresentação 1 t08Apresentação 1 t08
Apresentação 1 t08Cia Hering RI
 
Fun And News
Fun And NewsFun And News
Fun And NewsRaph
 
Prsentacion 3 Fondo
Prsentacion 3 FondoPrsentacion 3 Fondo
Prsentacion 3 Fondocarlos
 
Informatión Huelva Sevilla Shuttle Resort 2010
Informatión Huelva Sevilla Shuttle Resort 2010 Informatión Huelva Sevilla Shuttle Resort 2010
Informatión Huelva Sevilla Shuttle Resort 2010 ShuttleResort
 

Viewers also liked (20)

Perpetual energy generatori
Perpetual energy generatoriPerpetual energy generatori
Perpetual energy generatori
 
Counting circuits
Counting circuitsCounting circuits
Counting circuits
 
Mosfet 2
Mosfet 2Mosfet 2
Mosfet 2
 
Mosfet
MosfetMosfet
Mosfet
 
Transistors
TransistorsTransistors
Transistors
 
Basic logic gates and buffers
Basic logic gates and buffersBasic logic gates and buffers
Basic logic gates and buffers
 
Mosfet must-read-2-slup169
Mosfet must-read-2-slup169Mosfet must-read-2-slup169
Mosfet must-read-2-slup169
 
555 and 556 timer circuits
555 and 556 timer circuits555 and 556 timer circuits
555 and 556 timer circuits
 
Mosfet 3
Mosfet 3Mosfet 3
Mosfet 3
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Electric current flow
Electric current flowElectric current flow
Electric current flow
 
The art of observation coffee shops
The art of observation   coffee shopsThe art of observation   coffee shops
The art of observation coffee shops
 
Ari 550 590
Ari 550 590Ari 550 590
Ari 550 590
 
Osasuna
OsasunaOsasuna
Osasuna
 
Apresentação 1 t08
Apresentação 1 t08Apresentação 1 t08
Apresentação 1 t08
 
Apresentação 4T12
Apresentação 4T12Apresentação 4T12
Apresentação 4T12
 
健康按摩法
健康按摩法健康按摩法
健康按摩法
 
Fun And News
Fun And NewsFun And News
Fun And News
 
Prsentacion 3 Fondo
Prsentacion 3 FondoPrsentacion 3 Fondo
Prsentacion 3 Fondo
 
Informatión Huelva Sevilla Shuttle Resort 2010
Informatión Huelva Sevilla Shuttle Resort 2010 Informatión Huelva Sevilla Shuttle Resort 2010
Informatión Huelva Sevilla Shuttle Resort 2010
 

Similar to Logic gates

DLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdfDLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdfGodfreyD2
 
Logic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGLogic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGVaibhavGalbale1
 
Integrated Circuit
Integrated CircuitIntegrated Circuit
Integrated CircuitNabil Nader
 
Logic gatesrevised.ppt
Logic gatesrevised.pptLogic gatesrevised.ppt
Logic gatesrevised.pptDevanDev7
 
Digital ic ajal crc
Digital ic ajal crcDigital ic ajal crc
Digital ic ajal crcAJAL A J
 
logic_families
logic_familieslogic_families
logic_familiesPatel Jay
 
Lec 4 digital electronics - interated circuit technology -characteristics o...
Lec 4   digital electronics - interated circuit technology -characteristics o...Lec 4   digital electronics - interated circuit technology -characteristics o...
Lec 4 digital electronics - interated circuit technology -characteristics o...priyankatabhane
 
TTL classification and TTL XOR Gate
TTL classification and TTL XOR GateTTL classification and TTL XOR Gate
TTL classification and TTL XOR GatePriyanka Shrestha
 
LECTURE NOTES-DSD1.doc
LECTURE NOTES-DSD1.docLECTURE NOTES-DSD1.doc
LECTURE NOTES-DSD1.docSai Venu
 
integrated circutits -324567654-12-345-.pptx
integrated circutits -324567654-12-345-.pptxintegrated circutits -324567654-12-345-.pptx
integrated circutits -324567654-12-345-.pptxFermanIbrahim
 
digitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptxdigitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptxBijaySharma51
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic familiesBLESSINAR0
 
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docxEEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docxSALU18
 

Similar to Logic gates (20)

Bca i sem de lab
Bca i sem  de labBca i sem  de lab
Bca i sem de lab
 
Logic Gates & Family.pdf
Logic Gates & Family.pdfLogic Gates & Family.pdf
Logic Gates & Family.pdf
 
Project on orientation programme
Project on orientation programmeProject on orientation programme
Project on orientation programme
 
Logic gates
Logic gatesLogic gates
Logic gates
 
DLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdfDLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdf
 
Logic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGLogic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSG
 
Integrated Circuit
Integrated CircuitIntegrated Circuit
Integrated Circuit
 
Logic gatesrevised.ppt
Logic gatesrevised.pptLogic gatesrevised.ppt
Logic gatesrevised.ppt
 
Digital ic ajal crc
Digital ic ajal crcDigital ic ajal crc
Digital ic ajal crc
 
logic_families
logic_familieslogic_families
logic_families
 
Lec 4 digital electronics - interated circuit technology -characteristics o...
Lec 4   digital electronics - interated circuit technology -characteristics o...Lec 4   digital electronics - interated circuit technology -characteristics o...
Lec 4 digital electronics - interated circuit technology -characteristics o...
 
TTL classification and TTL XOR Gate
TTL classification and TTL XOR GateTTL classification and TTL XOR Gate
TTL classification and TTL XOR Gate
 
Digital logic families
Digital logic familiesDigital logic families
Digital logic families
 
LECTURE NOTES-DSD1.doc
LECTURE NOTES-DSD1.docLECTURE NOTES-DSD1.doc
LECTURE NOTES-DSD1.doc
 
integrated circutits -324567654-12-345-.pptx
integrated circutits -324567654-12-345-.pptxintegrated circutits -324567654-12-345-.pptx
integrated circutits -324567654-12-345-.pptx
 
digitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptxdigitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptx
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
Logic families
Logic  familiesLogic  families
Logic families
 
IC fmaillies.ppt
IC fmaillies.pptIC fmaillies.ppt
IC fmaillies.ppt
 
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docxEEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
 

Recently uploaded

Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slidespraypatel2
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024The Digital Insurer
 
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsHandwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsMaria Levchenko
 
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdfThe Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdfEnterprise Knowledge
 
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...HostedbyConfluent
 
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Igalia
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptxHampshireHUG
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)Gabriella Davis
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking MenDelhi Call girls
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitecturePixlogix Infotech
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
Google AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAGGoogle AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAGSujit Pal
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking MenDelhi Call girls
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024Rafal Los
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxMalak Abu Hammad
 
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking MenDelhi Call girls
 
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersEnhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersThousandEyes
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationMichael W. Hawkins
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonAnna Loughnan Colquhoun
 
Maximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxMaximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxOnBoard
 

Recently uploaded (20)

Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
 
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsHandwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
 
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdfThe Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
 
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
 
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC Architecture
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
Google AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAGGoogle AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAG
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptx
 
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
 
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersEnhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
Maximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxMaximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptx
 

Logic gates

  • 1. Logic gate 1 Logic gate A logic gate is an idealized or physical device implementing a Boolean function, that is, it performs a logical operation on one or more logic inputs and produces a single logic output. Depending on the context, the term may refer to an ideal logic gate, one that has for instance zero rise time and unlimited fan-out, or it may refer to a non-ideal physical device[1] (see Ideal and real op-amps for comparison). Logic gates are primarily implemented using diodes or transistors acting as electronic switches, but can also be constructed using electromagnetic relays (relay logic), fluidic logic, pneumatic logic, optics, molecules, or even mechanical elements. With amplification, logic gates can be cascaded in the same way that Boolean functions can be composed, allowing the construction of a physical model of all of Boolean logic, and therefore, all of the algorithms and mathematics that can be described with Boolean logic. Complex functions Logic circuits include such devices as multiplexers, registers, arithmetic logic units (ALUs), and computer memory, all the way up through complete microprocessors, which may contain more than 100 million gates. In practice, the gates are made from field-effect transistors (FETs), particularly MOSFETs (metal–oxide–semiconductor field-effect transistors). Compound logic gates AND-OR-Invert (AOI) and OR-AND-Invert (OAI) are often employed in circuit design because their construction using MOSFET's is simpler and more efficient than the sum of the individual gates.[2] In reversible logic, Toffoli gates are used. Electronic gates To build a functionally complete logic system, relays, valves (vacuum tubes), or transistors can be used. The simplest family of logic gates using bipolar transistors is called resistor-transistor logic (RTL). Unlike diode logic gates, RTL gates can be cascaded indefinitely to produce more complex logic functions. These gates were used in early integrated circuits. For higher speed, the resistors used in RTL were replaced by diodes, leading to diode-transistor logic (DTL). Transistor-transistor logic (TTL) then supplanted DTL with the observation that one transistor could do the job of two diodes even more quickly, using only half the space. In virtually every type of contemporary chip implementation of digital systems, the bipolar transistors have been replaced by complementary field-effect transistors (MOSFETs) to reduce size and power consumption still further, thereby resulting in complementary metal–oxide–semiconductor (CMOS) logic. For small-scale logic, designers now use prefabricated logic gates from families of devices such as the TTL 7400 series by Texas Instruments and the CMOS 4000 series by RCA, and their more recent descendants. Increasingly, these fixed-function logic gates are being replaced by programmable logic devices, which allow designers to pack a large number of mixed logic gates into a single integrated circuit. The field-programmable nature of programmable logic devices such as FPGAs has removed the 'hard' property of hardware; it is now possible to change the logic design of a hardware system by reprogramming some of its components, thus allowing the features or function of a hardware implementation of a logic system to be changed. Electronic logic gates differ significantly from their relay-and-switch equivalents. They are much faster, consume much less power, and are much smaller (all by a factor of a million or more in most cases). Also, there is a fundamental structural difference. The switch circuit creates a continuous metallic path for current to flow (in either direction) between its input and its output. The semiconductor logic gate, on the other hand, acts as a high-gain voltage amplifier, which sinks a tiny current at its input and produces a low-impedance voltage at its output. It is not possible for current to flow between the output and the input of a semiconductor logic gate.
  • 2. Logic gate 2 Another important advantage of standardized integrated circuit logic families, such as the 7400 and 4000 families, is that they can be cascaded. This means that the output of one gate can be wired to the inputs of one or several other gates, and so on. Systems with varying degrees of complexity can be built without great concern of the designer for the internal workings of the gates, provided the limitations of each integrated circuit are considered. The output of one gate can only drive a finite number of inputs to other gates, a number called the 'fanout limit'. Also, there is always a delay, called the 'propagation delay', from a change in input of a gate to the corresponding change in its output. When gates are cascaded, the total propagation delay is approximately the sum of the individual delays, an effect which can become a problem in high-speed circuits. Additional delay can be caused when a large number of inputs are connected to an output, due to the distributed capacitance of all the inputs and wiring and the finite amount of current that each output can provide. Symbols There are two sets of symbols for elementary logic gates in common use, both defined in ANSI/IEEE Std 91-1984 and its supplement ANSI/IEEE Std 91a-1991. The "distinctive shape" set, based on traditional schematics, is used for simple drawings, and derives from MIL-STD-806 of the 1950s and 1960s. It is sometimes unofficially described as "military", reflecting its origin. The "rectangular shape" set, based on IEC 60617-12 and other early industry standards, has rectangular outlines for all types of gate and allows representation of a much wider range of devices than is possible with the traditional symbols.[3] The IEC's system has been adopted by other standards, A synchronous 4-bit up/down decade counter such as EN 60617-12:1999 in Europe and BS EN 60617-12:1999 in the symbol (74LS192) in accordance with United Kingdom. ANSI/IEEE Std. 91-1984 and IEC Publication 60617-12. The goal of IEEE Std 91-1984 was to provide a uniform method of describing the complex logic functions of digital circuits with schematic symbols. These functions were more complex than simple AND and OR gates. They could be medium scale circuits such as a 4-bit counter to a large scale circuit such as a microprocessor. IEC 617-12 and its successor IEC 60617-12 do not explicitly show the "distinctive shape" symbols, but do not prohibit them.[3] These are, however, shown in ANSI/IEEE 91 (and 91a) with this note: "The distinctive-shape symbol is, according to IEC Publication 617, Part 12, not preferred, but is not considered to be in contradiction to that standard." This compromise was reached between the respective IEEE and IEC working groups to permit the IEEE and IEC standards to be in mutual compliance with one another. A third style of symbols was in use in Europe and is still preferred by some, see the table de:Logikgatter#Typen von Logikgattern und Symbolik in the German wiki. In the 1980s, schematics were the predominant method to design both circuit boards and custom ICs known as gate arrays. Today custom ICs and the field-programmable gate array are typically designed with Hardware Description Languages (HDL) such as Verilog or VHDL.
  • 3. Logic gate 3 Type Distinctive shape Rectangular shape Boolean algebra Truth table between A & B AND INPUT OUTPUT A B A AND B 0 0 0 0 1 0 1 0 0 1 1 1 OR INPUT OUTPUT A B A OR B 0 0 0 0 1 1 1 0 1 1 1 1 NOT INPUT OUTPUT A NOT A 0 1 1 0 In electronics a NOT gate is more commonly called an inverter. The circle on the symbol is called a bubble, and is used in logic diagrams to indicate a logic negation between the external logic state and the internal logic state (1 to 0 or vice versa). On a circuit diagram it must be accompanied by a statement asserting that the positive logic convention or negative logic convention is being used (high voltage level = 1 or high voltage level = 0, respectively). The wedge is used in circuit diagrams to directly indicate an active-low (high voltage level = 0) input or output without requiring a uniform convention throughout the circuit diagram. This is called Direct Polarity Indication. See IEEE Std 91/91A and IEC 60617-12. Both the bubble and the wedge can be used on distinctive-shape and rectangular-shape symbols on circuit diagrams, depending on the logic convention used. On pure logic diagrams, only the bubble is meaningful. NAND INPUT OUTPUT A B A NAND B 0 0 1 0 1 1 1 0 1 1 1 0
  • 4. Logic gate 4 NOR INPUT OUTPUT A B A NOR B 0 0 1 0 1 0 1 0 0 1 1 0 XOR INPUT OUTPUT A B A XOR B 0 0 0 0 1 1 1 0 1 1 1 0 XNOR or INPUT OUTPUT A B A XNOR B 0 0 1 0 1 0 1 0 0 1 1 1 Two more gates are the exclusive-OR or XOR function and its inverse, exclusive-NOR or XNOR. The two input Exclusive-OR is true only when the two input values are different, false if they are equal, regardless of the value. If there are more than two inputs, the gate generates a true at its output if the number of trues at its input is odd ([4]). In practice, these gates are built from combinations of simpler logic gates.
  • 5. Logic gate 5 Universal logic gates Charles Sanders Peirce (winter of 1880–81) showed that NOR gates alone (or alternatively NAND gates alone) can be used to reproduce the functions of all the other logic gates, but his work on it was unpublished until 1933.[5] The first published proof was by Henry M. Sheffer in 1913, so the NAND logical operation is sometimes called Sheffer stroke; the logical NOR is sometimes called Peirce's arrow.[6] Consequently, these gates are sometimes called universal logic gates.[7] De Morgan equivalent symbols By use of De Morgan's theorem, an AND function is identical to an OR function with negated inputs and outputs. Likewise, an OR function is identical to an AND function with negated inputs and outputs. Similarly, a NAND gate is equivalent to a NOR gate with negated The 7400 chip, containing four NANDs. The two additional pins supply power (+5 V) and connect inputs, and a NOR gate is equivalent to a NAND gate with negated the ground. inputs. The leads to an alternative set of symbols for basic gates that use the opposite core symbol (AND or OR) but with the inputs and outputs negated . Use of these alternative symbols can make logic circuit diagrams much clearer and help to show accidental connection of an active high output to an active low input or vice-versa. Any connection that has logic negations at both ends can be replaced by a negationless connection and a suitable change of gate or vice-versa. Any connection that has a negation at one end and no negation at the other can be made easier to interpret by instead using the De Morgan equivalent symbol at either of the two ends. When negation or polarity indicators on both ends of a connection match, there is no logic negation in that path (effectively, bubbles "cancel"), making it easier to follow logic states from one symbol to the next. This is commonly seen in real logic diagrams - thus the reader must not get into the habit of associating the shapes exclusively as OR or AND shapes, but also take into account the bubbles at both inputs and outputs in order to determine the "true" logic function indicated. All logic relations can be realized by using NAND gates (this can also be done using NOR gates). De Morgan's theorem is most commonly used to transform all logic gates to NAND gates or NOR gates. This is done mainly since it is easy to buy logic gates in bulk and because many electronics labs stock only NAND and NOR gates. Data storage Logic gates can also be used to store data. A storage element can be constructed by connecting several gates in a "latch" circuit. More complicated designs that use clock signals and that change only on a rising or falling edge of the clock are called edge-triggered "flip-flops". The combination of multiple flip-flops in parallel, to store a multiple-bit value, is known as a register. When using any of these gate setups the overall system has memory; it is then called a sequential logic system since its output can be influenced by its previous state(s). These logic circuits are known as computer memory. They vary in performance, based on factors of speed, complexity, and reliability of storage, and many different types of designs are used based on the application.
  • 6. Logic gate 6 Three-state logic gates Three-state, or 3-state, logic gates are a type of logic gates that have three states of the output: high (H), low (L) and high-impedance (Z). The high-impedance state plays no role in A tristate buffer can be thought of as a switch. If B is on, the switch is closed. If B is off, the logic, which remains strictly binary. the switch is open. These devices are used on buses also known as the Data Buses of the CPU to allow multiple chips to send data. A group of three-states driving a line with a suitable control circuit is basically equivalent to a multiplexer, which may be physically distributed over separate devices or plug-in cards. In electronics, a high output would mean the output is sourcing current from the positive power terminal (positive voltage). A low output would mean the output is sinking current to the negative power terminal (zero voltage). High impedance would mean that the output is effectively disconnected from the circuit. History and development In a 1886 letter, Charles Sanders Peirce described how logical operations could be carried out by electrical switching circuits.[8] Starting in 1898, Nikola Tesla filed for patents of devices containing electro-mechanical logic gate circuits (see List of Tesla patents). Eventually, vacuum tubes replaced relays for logic operations. Lee De Forest's modification, in 1907, of the Fleming valve can be used as AND logic gate. Ludwig Wittgenstein introduced a version of the 16-row truth table as proposition 5.101 of Tractatus Logico-Philosophicus (1921). Claude E. Shannon introduced the use of Boolean algebra in the analysis and design of switching circuits in 1937. Walther Bothe, inventor of the coincidence circuit, got part of the 1954 Nobel Prize in physics, for the first modern electronic AND gate in 1924. Active research is taking place in molecular logic gates. Implementations Since the 1990s, most logic gates are made of CMOS transistors (i.e. NMOS and PMOS transistors are used). Often millions of logic gates are packaged in a single integrated circuit. There are several logic families with different characteristics (power consumption, speed, cost, size) such as: RDL (resistor-diode logic), RTL (resistor-transistor logic), DTL (diode-transistor logic), TTL (transistor-transistor logic) and CMOS (complementary metal oxide semiconductor). There are also sub-variants, e.g. standard CMOS logic vs. advanced types using still CMOS technology, but with some optimizations for avoiding loss of speed due to slower PMOS transistors. Non-electronic implementations are varied, though few of them are used in practical applications. Many early electromechanical digital computers, such as the Harvard Mark I, were built from relay logic gates, using electro-mechanical relays. Logic gates can be made using pneumatic devices, such as the Sorteberg relay or mechanical logic gates, including on a molecular scale.[9] Logic gates have been made out of DNA (see DNA nanotechnology)[10] and used to create a computer called MAYA (see MAYA II). Logic gates can be made from quantum mechanical effects (though quantum computing usually diverges from boolean design). Photonic logic gates use non-linear optical effects
  • 7. Logic gate 7 References [1] Jaeger, Microelectronic Circuit Design, McGraw-Hill 1997, ISBN 0-07-032482-4, pp. 226-233 [2] Tinder, Richard F. (2000). Engineering digital design: Revised Second Edition (http:/ / books. google. com/ books?id=6x0pjjMKRh0C& pg=PT347& lpg=PT347& dq=AOI+ gate& ct=result#PPT346,M1). pp. 317–319. ISBN 0-12-691295-5. . Retrieved 2008-07-04. [3] Overview of IEEE Standard 91-1984 Explanation of Logic Symbols (http:/ / www. ti. com/ lit/ ml/ sdyz001a/ sdyz001a. pdf), Doc. No. SDYZ001A, Texas Instruments Semiconductor Group, 1996 [4] http:/ / www-inst. eecs. berkeley. edu/ ~cs61c/ resources/ dg-BOOL-handout. pdf [5] Peirce, C. S. (manuscript winter of 1880–81), "A Boolean Algebra with One Constant", published 1933 in Collected Papers v. 4, paragraphs 12–20. Reprinted 1989 in Writings of Charles S. Peirce v. 4, pp. 218-21, Google Preview (http:/ / books. google. com/ books?id=E7ZUnx3FqrcC& q=378+ Winter). See Roberts, Don D. (2009), The Existential Graphs of Charles S. Peirce, p. 131. [6] Hans Kleine Büning; Theodor Lettmann (1999). Propositional logic: deduction and algorithms (http:/ / books. google. com/ books?id=3oJE9yczr3EC& pg=PA2). Cambridge University Press. p. 2. ISBN 978-0-521-63017-7. . [7] John Bird (2007). Engineering mathematics (http:/ / books. google. com/ books?id=1-fBmsEBNUoC& pg=PA532). Newnes. p. 532. ISBN 978-0-7506-8555-9. . [8] Peirce, C. S., "Letter, Peirce to A. Marquand", dated 1886, Writings of Charles S. Peirce, v. 5, 1993, pp. 541–3. Google Preview (http:/ / books. google. com/ books?id=DnvLHp919_wC& q=Marquand). See Burks, Arthur W., "Review: Charles S. Peirce, The new elements of mathematics", Bulletin of the American Mathematical Society v. 84, n. 5 (1978), pp. 913–18, see 917. PDF Eprint (http:/ / projecteuclid. org/ DPubS/ Repository/ 1. 0/ Disseminate?view=body& id=pdf_1& handle=euclid. bams/ 1183541145). [9] Mechanical Logic gates (focused on molecular scale) (http:/ / www. zyvex. com/ nanotech/ mechano. html) [10] DNA Logic gates (https:/ / digamma. cs. unm. edu/ wiki/ bin/ view/ McogPublicWeb/ MolecularLogicGates) Further reading • Awschalom, D., D. Loss, and N. Samarth, Semiconductor Spintronics and Quantum Computation (2002), Springer-Verlag, Berlin, Germany. • Bostock, Geoff, Programmable Logic Devices. Technology and Applications (1988), McGraw-Hill, New York, NY. • Brown, Stephen D. et al., Field-Programmable Gate Arrays (1992), Kluwer Academic Publishers, Boston, MA.
  • 8. Article Sources and Contributors 8 Article Sources and Contributors Logic gate  Source: http://en.wikipedia.org/w/index.php?oldid=518685196  Contributors: 0x38I9J*, 129.26.12.xxx, A0602336, AJim, AMbroodEY, Abhignarigala, Abhishek Jacob, Adam outler, Adam1213, Ademkader, Aecis, Aeons, Akamad, Al Lemos, Alai, Alex:D, Alienskull, Ancheta Wis, Anclation, Andris, Andy, Andy M. Wang, Arnavion, Arteitle, Arthena, Ashton1983, Athernar, Atilme, Audriusa, AxelBoldt, Bantman, Barber32, Bean49, BenBaker, Berserkerus, Big angry doggy, Bigdumbdinosaur, Bkell, Bkkbrad, Blackenblue, Blues-harp, Boing! said Zebedee, Bongwarrior, Bonzo, Bookandcoffee, Boothy443, Booyabazooka, CSTAR, Can't sleep, clown will eat me, CanisRufus, Capricorn42, Carmichael, Cburnett, Centrx, Chef Super-Hot, Cikicdragan, Cipherswarm, Circuit dreamer, Clarkcj12, Colin Marquardt, Cometstyles, Conversion script, Creidieki, Crystallina, DVdm, Dacium, Dan100, Dancter, DavidCary, Deadworm222, Derek Ross, Dicklyon, Diomidis Spinellis, Discospinster, Djkrajnik, DmitTrix, Dmitry123456, Dominus, DonkeyKong64, DoubleBlue, Draconicfire, Dspark76, Dysprosia, ESkog, Eassin, Easter Monkey, EddyJ07, Egmontaz, Eibx, Elep2009, Epachamo, Epbr123, Espetkov, Evaluist, Eveningmist, Everyking, Ewlyahoocom, Feis-Kontrol, Firebug, Folajimi, Frecklefoot, FreddieRic, FreelanceWizard, Fresheneesz, Frymaster, Ftbhrygvn, GLPeterson, GOD, GOVIND SANGLI, GRAHAMUK, Galloping Moses, Giftlite, Glenn, Glrx, GrayFullbuster, Gregbard, Hanacy, Hans Adler, HereToHelp, Heron, Hersfold, Hooperbloob, Horselover Frost, Husigeza, I Like Cheeseburgers, Ian Burnet, Igor Markov, Inductiveload, Iranway, Ixfd64, J Di, J.delanoy, JDspeeder1, JHunterJ, JNW, JYi, James086, Jcbarr, Jeepday, Jim1138, Jjbeard, Jk2q3jrklse, Jkominek, Jlang, Jni, JoeKearney, Jon Awbrey, Jonathan de Boyne Pollard, Jonpro, Jschnur, Kaldari, Karada, Karmosin, Kglavin, Kieff, Kineox, Knownot, Kuru, La goutte de pluie, Lambiam, Latka, Lear's Fool, Lectonar, Lightspeedchick, Lindosland, Logan, Lord Kelvin, Lordhatrus, LunaticFringe, Luzian, M 3bdelqader, MER-C, Mac, Machine Elf 1735, MagnaMopus, Magnus Manske, Mahjongg, Mamidanna, MarXidad, Marechal Ney, Marylee23, Marysunshine, Massimiliano Lincetto, Materialscientist, Maximus Rex, Meistro god, Melab-1, Mello newf, Mets501, Mgiganteus1, Michael Hardy, Mindmatrix, Mirror Vax, Mormegil, MrX, Mrand, Mrt3366, Mudlock, Murugango, Mushroom, N313t3, N5iln, Nabla, Namazu-tron, Neparis, Netsnipe, Niv.sarig, OlEnglish, Oli Filth, Omegatron, Omicronpersei8, Ontyx, Oxymoron83, Paul Murray, Peruvianllama, Peter Winnberg, Philip Trueman, Piano non troppo, Pinethicket, Pingveno, Pion, Plugwash, RMSfromFtC, RTC, Rajiv Beharie, Rangi42, Reddi, Rettetast, Rhdv, Rich Farmbrough, Rick Sidwell, Rickterp, Rilak, Robchurch, Robert Bond, Rohanmittal, Roman12345, Roo72, SGBailey, STEDMUNDS07, Safeskiboydunknoe, Salvar, Shadow148, Sjorford, Sketchmoose, Skoch3, Smark33021, SocratesJedi, SorryGuy, SpaceFlight89, Stannered, Stephenb, Stevenglowa, Stevertigo, StuRat, Sunderland06, Swtpc6800, Syndicate, SynergyBlades, THEN WHO WAS PHONE?, Teh Naab, The Anome, The Nameless, The Rambling Man, The Red, The Tetrast, The Thing That Should Not Be, Tide rolls, Tijfo098, Towopedia, Trinibones, Tygrrr, Tyw7, USPatent, Updatebjarni, Urocyon, V8rik, Vadmium, VanFowler, Vdsharma12, Versus22, Vibhijain, Vishnava, Vonkje, Vrenator, Wasell, Wbm1058, Whitepaw, Wikitikitaka, Willking1979, WimdeValk, Wtshymanski, XPEHOPE3, Yyy, ZanderSchubert, Zen-in, ZeroOne, Zvn, 791 anonymous edits Image Sources, Licenses and Contributors Image:74LS192 Symbol.png  Source: http://en.wikipedia.org/w/index.php?title=File:74LS192_Symbol.png  License: Public Domain  Contributors: Original uploader was Swtpc6800 at en.wikipedia Image:AND ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:AND_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:AND IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:AND_IEC.svg  License: Public Domain  Contributors: jjbeard Image:OR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:OR_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:OR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:OR_IEC.svg  License: Public Domain  Contributors: jjbeard Image:NOT ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOT_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:NOT IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOT_IEC.svg  License: Public Domain  Contributors: jjbeard Image:NAND ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NAND_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:NAND IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NAND_IEC.svg  License: Public Domain  Contributors: jjbeard Image:NOR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOR_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:NOR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:NOR_IEC.svg  License: Public Domain  Contributors: jjbeard Image:XOR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XOR_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:XOR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XOR_IEC.svg  License: Public Domain  Contributors: jjbeard Image:XNOR ANSI.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XNOR_ANSI.svg  License: Public Domain  Contributors: jjbeard Image:XNOR IEC.svg  Source: http://en.wikipedia.org/w/index.php?title=File:XNOR_IEC.svg  License: Public Domain  Contributors: jjbeard Image:7400.jpg  Source: http://en.wikipedia.org/w/index.php?title=File:7400.jpg  License: GNU Free Documentation License  Contributors: 1-1111, Audriusa, Dl2000, Foroa, Inductiveload, Pengo Image:Tristate buffer.svg  Source: http://en.wikipedia.org/w/index.php?title=File:Tristate_buffer.svg  License: Public Domain  Contributors: Traced by User:Stannered License Creative Commons Attribution-Share Alike 3.0 Unported //creativecommons.org/licenses/by-sa/3.0/