SN74AHC1G08 SINGLE 2-INPUT POSITIVE-AND GATE

SN74AHC1G08 

SINGLE 2-INPUT POSITIVE-AND GATE 

SCLS314A – MARCH 1996 – REVISED MAY 1996 

Operating Range: 2-V to 5.5-V V CC 

EPIC (Enhanced-Performance Implanted 

CMOS) Process 

High Latch-Up Immunity Exceeds 250 mA 

Per JEDEC Standard JESD-17 

Packaged in Plastic Small-Outline 

Transistor Package 

A 

B 

GND 

DBV PACKAGE 

(TOP VIEW) 

1 

2 

3 

5 

4 

V CC 

Y 

description 

The SN74AHC1G08 is a single 2-input positive-AND gate. The device performs the Boolean function 

Y A • BorYAB in positive logic. 

The SN74AHC1G08 is characterized for operation from –40°C to 85°C. 

FUNCTION TABLE 

INPUTS OUTPUT 

A B Y 

H H H 

L X L 

X L L 

logic symbol † 

logic diagram (positive logic) 

A 

B 

1 

2 

& 

4 

Y 

A 

B 

Y 

† This symbol is in accordance with ANSI/IEEE Std 91-1984 

and IEC Publication 617-12. 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of 

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 

EPIC is a trademark of Texas Instruments Incorporated. 

PRODUCTION DATA information is current as of publication date. 

Products conform to specifications per the terms of Texas Instruments 

standard warranty. Production processing does not necessarily include 

testing of all parameters. 

Copyright © 1996, Texas Instruments Incorporated 

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 

1




absolute maximum ratings over operating free-air temperature range (unless otherwise noted) † 

Supply voltage range, V CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V 

Input voltage range, V I (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V 

Output voltage range, V O (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V CC + 0.5 V 

Input clamp current, I IK (V I < 0 or V I > V CC ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 20 mA 

Output clamp current, I OK (V O < 0 or V O > V CC ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 20 mA 

Continuous output current, I O (V O = 0 to V CC ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 25 mA 

Continuous current through V CC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 50 mA 

Maximum power dissipation at T A = 55°C (in still air)(see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.2 W 

Storage temperature range, T stg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C 

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and 

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not 

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 25 

millimeters. 

recommended operating conditions (see Note 3) 

MIN MAX UNIT 

VCC Supply voltage 2 5.5 V 

VCC = 2 V 1.5 

VIH High-level l input voltage VCC = 3 V 2.1 V 

VCC = 5.5 V 3.85 

VCC = 2 V 0.5 

VIL Low-level l input voltage VCC = 3 V 0.9 V 

VCC = 5.5 V 1.65 

VI Input voltage 0 5.5 V 

VO Output voltage 0 VCC V 

VCC = 2 V –50 A 

IOH High-level l output current VCC = 3.3 V ± 0.3 V –4 

VCC = 5 V ± 0.5 V –8 

IOL Low-level l output current VCC = 3.3 V ± 0.3 V 4 

VCC = 5 V ± 0.5 V 8 

t/v 

Input transition rise or fall rate 

mA 

VCC = 2 V 50 A 

VCC = 3.3 V ± 0.3 V 100 

VCC = 5 V ± 0.5 V 20 

TA Operating free-air temperature –40 85 °C 

NOTE 3: 

Unused inputs must be held high or low to prevent them from floating. 

mA 

ns /V 

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




electrical characteristics over recommended operating free-air temperature range (unless 

otherwise noted) 

VOH 

VOL 

PARAMETER TEST CONDITIONS VCC 

TA = 25°C 

MIN TYP MAX 

2 V 1.9 2 1.9 

MIN MAX UNIT 

IOH = –50 A 

A 

3 V 2.9 3 2.9 

4.5 V 4.4 4.5 4.4 V 

IOH = –4 mA 3 V 2.58 2.48 

IOH = –8 mA 4.5 V 3.94 3.8 

2 V 0.1 0.1 

IOL = 50 A 

A 

3 V 0.1 0.1 

4.5 V 0.1 0.1 V 

IOL = 4 mA 3 V 0.36 0.44 

IOL = 8 mA 4.5 V 0.36 0.44 

II A or B inputs VI = VCC or GND 5.5 V ± 0.1 ± 1 A 

ICC VI = VCC or GND, IO = 0 5.5 V 2 20 A 

Ci VI = VCC or GND 5 V 4 10 10 pF 

switching characteristics over recommended operating free-air temperature range, 

V CC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) 

PARAMETER 

tPLH 

tPHL 

tPLH 

tPHL 

FROM 

TO 

OUTPUT 

TA = 25°C 

(INPUT) 

(OUTPUT) CAPACITANCE MIN TYP MAX 

MIN MAX UNIT 

AorB Y CL =15pF 

6.2 8.8 1 10.5 

6.2 8.8 1 10.5 

ns 


8.7 12.3 1 14 

8.7 12.3 1 14 

ns 

switching characteristics over recommended operating free-air temperature range, 

V CC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) 

PARAMETER 

tPLH 

tPHL 

tPLH 

tPHL 

FROM 

TO 

OUTPUT 

TA = 25°C 

(INPUT) 

(OUTPUT) CAPACITANCE MIN TYP MAX 

MIN MAX UNIT 


4.3 5.9 1 7 

4.3 5.9 1 7 

ns 


5.8 7.9 1 9 

5.8 7.9 1 9 

ns 

operating characteristics, V CC = 5 V, T A = 25°C 

PARAMETER TEST CONDITIONS TYP UNIT 

Cpd Power dissipation capacitance No load, f = 1 MHz 18 pF 

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 

3




PARAMETER MEASUREMENT INFORMATION 

From Output 

Under Test 

CL 

(see Note A) 

Test 

Point 

Input 

(see Note B) 

tPLH 

50% VCC 50% VCC 

tPHL 

3 V 

0 V 

LOAD CIRCUIT 

In-Phase 

Output 

tPHL 

50% VCC 

VOH 

50% VCC 

VOL 

tPLH 

Out-of-Phase 

Output 

50% VCC 

VOH 

50% VCC 

VOL 

VOLTAGE WAVEFORMS 

DELAY TIMES 

NOTES: A. 

B. 

CL includes probe and jig capacitance. 

All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns. 

C. The output is measured with one input transition per measurement. 

Figure 1. Load Circuit and Voltage Waveforms 

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE 

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor 

product or service without notice, and advises its customers to obtain the latest version of relevant information 

to verify, before placing orders, that the information being relied on is current. 

TI warrants performance of its semiconductor products and related software to the specifications applicable at 

the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are 

utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each 

device is not necessarily performed, except those mandated by government requirements. 

Certain applications using semiconductor products may involve potential risks of death, personal injury, or 

severe property or environmental damage (“Critical Applications”). 

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED 

TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER 

CRITICAL APPLICATIONS. 

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI 

products in such applications requires the written approval of an appropriate TI officer. Questions concerning 

potential risk applications should be directed to TI through a local SC sales office. 

In order to minimize risks associated with the customer’s applications, adequate design and operating 

safeguards should be provided by the customer to minimize inherent or procedural hazards. 

TI assumes no liability for applications assistance, customer product design, software performance, or 

infringement of patents or services described herein. Nor does TI warrant or represent that any license, either 

express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property 

right of TI covering or relating to any combination, machine, or process in which such semiconductor products 

or services might be or are used. 

Copyright © 1996, Texas Instruments Incorporated

SN74AHC1G08 SINGLE 2-INPUT POSITIVE-AND GATE

Create successful ePaper yourself

Delete template?

Save as template?